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Random dopant fluctuation effects of gate-all-around Si nanowire field-effect transis-
tors (FETs) are investigated in terms of different diameters and junction gradients.
The nanowire FETs with smaller diameters or shorter junction gradients increase
relative variations of the drain currents and the mismatch of the drain currents
between source-drain and drain-source bias change in the saturation regime. Smaller
diameters decreased current drivability critically compared to standard deviations of
the drain currents, thus inducing greater relative variations of the drain currents.
Shorter junction gradients form high potential barriers in the source-side lightly-
doped extension regions at on-state, which determines the magnitude of the drain cur-
rents and fluctuates the drain currents greatly under thermionic-emission mechanism.
On the other hand, longer junction gradients affect lateral field to fluctuate the drain
currents greatly. These physical phenomena coincide with correlations of the varia-
tions between drain currents and electrical parameters such as threshold voltages and
parasitic resistances. The nanowire FETs with relatively-larger diameters and longer
junction gradients without degrading short channel characteristics are suggested to
minimize the relative variations and the mismatch of the drain currents. C 2016 Au-
thor(s). All article content, except where otherwise noted, is licensed under a Creative
Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
[http://dx.doi.org/10.1063/1.4941351]
Random dopant fluctuation (RDF) is one of the significant variability problems in the nanoscale
field-effect transistors (FETs).1–3 Even non-planar MOSFETs such as FinFETs and gate-all-around
(GAA) Si nanowire FETs suffer from the fluctuations of short channel characteristics and on/off-
state currents as discrete dopants implanted at highly-doped source/drain (S/D) regions penetrate
into the S/D extension and the channel regions.4–6
Recently, the nanoscale FETs adapting steep junction gradients (L j) and lightly-doped underlap
structure are suggested to minimize gate-induced drain leakage and short channel degradation, and
to improve AC performance by reducing parasitic capacitances.7,8 Especially, GAA Si nanowire
FETs have great potential to enable short channel immunity and DC/AC performance enhancement
by encircling all around the channel under 7-nm regime.9 Therefore, the analysis for RDF effects to
GAA Si nanowire FETs with different L j values is significant to provide the device design guideline
to optimize both DC/AC performance and variability concerns.
In this work, the RDF effects induced by highly-doped S/D regions of Si nanowire FETs
with different diameters (DNW) and L j values were investigated in terms of the drain currents (Ids)
in both linear and saturation regimes. Variability origins of the Ids were analyzed by comparing
correlations of the Ids with threshold voltages (Vth) and S/D parasitic resistances (Rsd). We also
investigated the mismatch of the Ids between source-drain and drain-source bias change to consider
the interchangeability between source and drain terminals.
GAA Si nanowire FETs were simulated using Sentaurus TCAD10 by solving drift-diffusion (DD)
equations coupled to Poisson and carrier continuity equations self-consistently. Density-gradient
model was also adapted to consider quantum confinement effects inside the nanowire channels due
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to its shorter computation time compared to Schrodinger equations for variability study. Impurity
scattering, velocity saturation, and surface roughness scattering were also considered using three basic
mobility models: Philips unified mobility model, Canali model, and Lombardi model, respectively,
which were equivalent to the previous RDF study.6 All the n-type nanowire FETs had the same arsenic
doping concentrations of 1020 cm−3 at the S/D regions with the fixed length (Lsd) of 5 nm. Nanowire
channels were lightly-doped with boron of 1016 cm−3 to concentrate on the impact of arsenic discrete
dopants on the RDF effects.11 All the nanowire FETs had the same physical gate length (Lgate) of
20 nm, SiO2 thickness (tox) of 1 nm, and S/D extension lengths (LEXT) of 6 nm. RDF effects were
analyzed using the nanowire FETs with different DNW values of 5 and 9 nm, and different L j values
of 0.5, 1.5, and 2.0 nm/dec which were possible to be formed at single-crystal Si material12 or at
multi-gate structure.13 Device structure and doping profiles of the simulated nanowire FETs were
specified in Fig. 1.
RDF effects were investigated using Sano model, adapting long-range and short-range Coulomb
potentials separately to consider DD transport and Coulomb scattering, respectively.14 Screening fac-
tor is defined as 2×N1/3, where N is arsenic doping concentration. Because all the nanowire channels
were lightly-doped with boron, only the arsenic dopants were randomized. The number of samples
for RDF study was 250 for each DNW and L j. Gate voltage (Vgs) was applied from 0 to 1 V, whereas
drain voltage (Vds) was applied at 0.05 and 0.7 V in the linear and saturation regimes, respectively.
Source and drain terminals were interchanged and indicated as forward-bias (source-referenced) and
reverse-bias (drain-referenced) conditions. Linear on-currents (Ids,lin) were measured at Vds of 0.05 V,
and saturation on-currents (Ids,sat) were measured at Vds of 0.7 V. Vth values were extracted using the
constant current method at Ith = Weff/Lgate×10−8, where Weff is the perimeter of nanowire channel
(Weff = DNW×π). Rsd values were extracted using Y-function technique,15 applicable to the nanowire
FETs with DNW smaller than 10 nm due to volume inversion effects neglecting surface roughness
scattering within the channel regions in the inversion regimes.16 One example for transfer character-
istics and Y-function curves of the nanowire FETs with the DNW of 5 nm and the L j of 0.5 nm/dec in
the forward-bias condition was shown in Fig. 2. Y-functions satisfied the linearity conditions in the
strong inversion regime, which were valid to extract Rsd of the nanowire FETs effectively.
Figure 3 showed the average values of Vth for the nanowire FETs with different DNW and
L j at Vds of 0.05 and 0.7 V. As L j increased, the number of S/D dopants penetrating into the
channel regions increased, thus decreasing Vth values. Vth changes for different L j was smaller for
the DNW of 5 nm than for the DNW of 9 nm because the nanowire FETs with smaller DNW had
greater gate-to-channel controllability. Although Vth variation increased as DNW or L j increased, the
maximum standard deviation of Vth was negligibly small as 2.5 mV.
Figure 4 showed the relative variations of Ids,lin and Ids,sat of the nanowire FETs with DNW of
5 and 9 nm. Relative variations were calculated as the standard deviations divided by the averages.
Standard deviations of the Ids increased as DNW or L j increased, similar to the RDF study for the
FIG. 1. Device structure and doping profiles of the nanowire FETs with different diameters (DNW) of 5 and 9 nm and junction
gradients (L j) of 0.5, 1.5, and 2.0 nm/dec.
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FIG. 2. One example for transfer characteristics at drain voltages of 0.05 and 0.7 V and Y-function curves of the nanowire
FETs with DNW of 5 nm and L j of 0.5 nm/dec.
DNW and LEXT splits.6 The nanowire FETs with the DNW of 5 nm showed greater relative variations
of Ids,sat than did those with the DNW of 9 nm, following Pelgrom’s law; greater relative variations
of DC performance as the gate lengths or widths of planar MOSFETs decreased.17 The relative
variations of Ids,lin were within the range below 9 % for all Vg s values, significantly smaller than
the relative variations of Ids,sat. Slightly-increased relative variations of Ids at off-state for larger DNW
or greater L j were due to less gate-to-channel controllability and more number of arsenic dopants
permeating into the channel regions, respectively. Increased mismatch of the Ids,lin at off-state for
the DNW of 5 nm and the L j of 2.0 nm/dec was because some nanowire FETs had extremely-short
undoped channel regions at the edge of source or drain terminals, thus even the Vds of 0.05 V
under high gate-to-channel controllability affected Ids,lin at off-state differently between forward-
and reverse-bias conditions. But the significant viewpoint was that shorter L j of the nanowire FETs
induced greater relative variations of Ids,sat, indicated as the shaded regions in Fig. 3(b).
The nanowire FETs with the L j of 0.5 nm/dec had high potential barriers (ΦB) in the source-
side extension regions even at on-state, obeying thermionic-emission (TE) mechanism as shown in
Fig. 5. TE currents are exponentially proportional to theΦB.18 TheΦB values of the nanowire FETs
with the L j of 0.5 nm/dec having the smallest and greatest Ids,sat were 55 and 16 meV, respectively,
whereas the maximum ΦB value of the nanowire FETs with the L j of 2.0 nm/dec was 19 meV,
which was smaller than the thermal energy (25 meV) at room temperature (300 K). Thus, electrons
FIG. 3. Average values of Vth for the Si nanowire FETs with different DNW and L j in both linear and saturation regimes.
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FIG. 4. Relative variations of the drain currents (Ids, lin, Ids,sat) for the nanowire FETs with all different DNW and L j in
(a) linear and (b) saturation regimes. Forward- and reverse-bias conditions were specified as the closed and open symbols,
respectively. Shaded regions in (a) indicated the total relative variations of Ids, lin, whereas those in (b) indicated that shorter
L j induced greater relative variations of Ids,sat.
FIG. 5. Conduction energy band diagrams at the center of nanowire FETs with the DNW of 5 nm and the L j of 0.5 and
2.0 nm/dec at on-state condition as the nanowire FETs had the greatest (black) and smallest (red) Ids,sat in the reverse-bias
condition.
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in the nanowire FETs with the L j of 2.0 nm/dec move from source to drain regions freely without
being impeded by the ΦB at on-state. The relative variations of Ids,sat for the L j of 2.0 nm/dec were
determined by the lateral field near the drain regions, indicated as the shaded regions in the bottom
of Fig. 5. The nanowire FET with the L j of 2.0 nm/dec having the greatest Ids,sat had higher later
field than that having the smallest Ids,sat. But the relative variations of Ids,sat for the L j of 0.5 nm/dec
showed similar lateral fields near the drain regions between the greatest and the smallest Ids,sat.
These explanations were verified by investigating the variability origins of Ids,sat in the inver-
sion regimes, as shown in Fig. 6. Correlation coefficients (ρ) were calculated using Spearman’s
correlations.5 As the L j increased from 0.5 to 2.0 nm/dec, the variations of Ids,sat were much
correlated with the variations of Rsd but less correlated with the variations of Vth. For the L j of
0.5 nm/dec, both Ids,sat as well as Vth,sat were determined by the ΦB in the source-side extension
regions. For the L j of 2.0 nm/dec, on the other hand, highly-doped S/D extension regions reduced
the ΦB and instead affected the lateral field near the drain regions as shown in Fig. 4. Because the
lateral field was reduced by Rsd, the variations of Rsd induced the variations of Ids,sat for the L j of
2.0 nm/dec greatly. The nanowire FETs with the DNW of 9 nm and L j of 1.5 and 2.0 nm showed
similar correlations of Ids,sat with Vth,sat and Rsd, different from those with the DNW of 5 nm. As the
DNW increased from 5 to 9 nm, smaller gate-to-channel controllability induced much drain-induced
barrier lowering (DIBL) effects, reducing ΦB and correlations of Ids,sat with Vth,sat for L j of both 1.5
and 2.0 nm/dec.
Figure 7 showed the Ids,sat mismatch of the nanowire FETs with DNW of 5 and 9 nm. The
mismatch was calculated as difference of the Ids,sat between forward- and reverse-bias conditions
divided by the Ids,sat in the forward-bias condition. The mismatch values were greater for smaller
FIG. 6. Spearman correlation coefficients of Ids,sat with Vth,sat and Rsd for the nanowire FETs with DNW of (a) 5 nm and (b)
9 nm.
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FIG. 7. Mismatch of the Ids,sat between forward- and reverse-bias conditions for the nanowire FETs with DNW of 5 and
9 nm.
DNW or shorter L j, especially in the inversion regimes. The Ids,sat mismatch was induced by differ-
ence of the arsenic doping concentrations between source- and drain-side extension regions. ΦB
was affected by the doping concentrations at the source-side extension regions only, whereas Rsd
was affected by the doping concentrations at any side of the extension regions. For the DNW of
9 nm, DIBL effects lowered the ΦB at on-state, thus the ΦB values between source- and drain-side
extension regions were not much different compared to those for the DNW of 5 nm. For the longer
L j, because the Ids,sat were affected by Rsd rather thanΦB, the Ids,sat mismatch of the nanowire FETs
decreased. Thus, in terms of the relative variations and the Ids,sat mismatch, the nanowire FETs with
relatively-larger DNW and longer L j were promising to minimize the variability problems.
RDF effects of the GAA Si nanowire FETs were investigated in terms of different DNW and L j
splits. Relative variations of Ids,sat at on-state increased with decreasing the DNW or the L j due to
Pelgrom’s law and TE mechanism, exponentially-proportional to the ΦB, respectively. Because of
this physical phenomena, the variations of Ids,sat were more correlated with the variations of Vth,sat
but less correlated with the variations of Rsd as the L j decreased. The Ids,sat mismatch between
forward- and reverse-bias conditions increased as the DNW or the L j decreased because the ΦB
depended greatly on the doping concentrations at the source-side extension regions only. Therefore,
the nanowire FETs with larger DNW and longer L j enough to maintain short channel immunity were
promising to minimize the variability and mismatch problems.
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